

RTE S →

{ COMMUNICATION }

TCP/IP protocol Suite

→ TCP - Transmission control protocol
 IP - Internet protocol.

* It is basic communication protocol used for the internet & Most computer n/w

→ IP is responsible for

- Assigning IP address
- Sending data from 1 device to other
- Routing data across n/w

- TCP

- Breaking data into small packets
- Ensuring data is delivered correctly
- Resending packets
- Resending lost packets

- How it works →

- Data is divided into packets (TCP)
- Each address packet get an address (IP)
- Packet travel through n/w
- Receiver reassemble packet (TCP)

→ There are 5 layers in TCP/IP

→ APPLICATION LAYER

↓

→ Transport layer

→ Internet layer

→ Data Link layer

→ PHYSICAL LAYER

→ PHYSICAL LAYER -

This layer defines characteristics of the transmission as data rate & signal encoding scheme.

Exa- transmitting data or connecting two devices through

- Twisted pair cable
- Fiber optic cable.

→ DATA LINK LAYER

- Combines Data link + physical function

→ It is responsible for

* Framing

*

Mac addressing

* Error detection

*

physical transmission of data

→ Example →

Ethernet & WIFI

- This layer defines the protocol to manage
- In LAN, The data link layer is divided in two sub types
 - Medium access control (MAC) sub layer →
 - lower sub layer of Data link layer
 - control how devices access the physical medium
 - Logic link control (LLC)
 - upper sub layer of Data link layer
 - Act as interface b/w NW layer & MAC

3 → Internet LAYER →

- Responsible for logical addressing & routing
- Decide the best path for data transmission
- Most of embedded system use 32 bit Protocol
 - IP - Assigning IP addresses
 - ICMP → Error reporting
 - ARP - Converts IP to MAC address
- present running IP layer software is called IPv4 this version will slowly be replaced by IPv6
- IPv4 is 32 bits → IPv6 → 128 bits

31) Transport layer →


- Provides end to end communication
- responsible for
 - Segmentation of data
 - Error detection
 - Flow control
 - Port addressing
- Transport layer Software runs on every end
- Main protocol
 - TCP
 - Reliable — connection-oriented
 - Ensure data delivery
 - UDP
 - Faster — connectionless
 - No guarantee of delivery

5] APPLICATION LAYER —

- Topmost LAYER of TCP/IP Model
 - Provide Services directly to user application
 - Handle data formatting, encryption & session management
- This Application differ from application to application
- The data link layer frame is sent to the physical layer interface & then bit stream is sent over the transmission medium

Page _____

APPLICATION LAYER Protocol in TCP/IP protocol stack →



- SMTP → Simple mail transfer protocol
use for Sending mail
- FTP - File transfer protocol
for file transfer
- HTTP → HYPER Text Transfer protocol
for world wide web communication
- ~~DNS~~ —
- MIME → multimedia Internet mail extension
for electronic mail with multimedia content
- TELNET use for Remote login
- SNMP - Simple N/w management protocol
for N/w management

TASK SCHEDULING

Introduction →

- Task scheduling is the process of deciding when & which task should use CPU in system
- In real time system, task must complete before their deadline.

Task can be:

- Periodic - Repeat at fixed intervals
- Aperiodic/sporadic - occur randomly or happen at unpredictable time
- The main goal is to ensure all task meet deadline.

Process utilization -

- Process utilization shows how much CPU time is used
- For one task -
$$\text{utilization} = \frac{\text{Execution time (E)}}{\text{Period (P)}}$$
- For multiple or n no. of task
Total utilization
- A good Scheduling system aims for maximum (near 100%) CPU utilization

Types of Task Scheduling -

- Task Scheduling is classified into
- Clock-Driven (Static scheduling)
- Event-Driven (Dynamic Scheduling)

→ Clock Driven Scheduling →

- Based on fixed clock interrupt
- Schedule prepared in advance
- Suitable for periodic task

Types →

a) Table driven scheduling -

- fixed schedule prepared
- Repeat after a Major cycle
- Not flexible

b) Cyclic Scheduling

- Major cycle divided into smaller frames
- Task assigned to frames.
- More flexible than table driven

⇒ Event Driven Scheduling —

- o Scheduling decision made when task arrive
- o Based on priority
- o More flexible

a) Foreground - Background Scheduling →

- foreground — high priority
- Background — low priority
- Background run only when no urgent task.

b) Rate Monotonic Scheduling —

- Fixed priority
- Shorter period → high priority
- Use for periodic real time System.

c) Earliest Deadline first

- o Dynamic Scheduling
- o Task with nearest deadline get higher priority
- o Very efficient in real time System

Preemptive vs non preemptive Scheduling.

⇒ Primitive Scheduling.

- CPU can interrupt low priority task
- Good for real time System.
- Fast response more complex.
- More complex

⇒ Non primitive Scheduling →

- Task run until completion.
- Simple & predictable.
- Not suitable for urgent task.

Task vs Process vs Thread

→ task — unit of work to be scheduled

Preemptive →

Example → A Doctor stops filling form to attend an emergency patient

Advantage →

- faster response to high priority
- Suitable for real time deadline

Disadvantage

- More complex
- Overhead due to context switching

Non primitive →

Ex → Cashier finishes billing one customer before helping the next - even one is in hurry

Adv →

- Simple & predictable
- No interruption & Data conflict

Dis adv →

- urgent task may be delayed.
- poor real time performance.

Task vs Process vs Thread

Task - a basic unit of work (used in embedded system).

Process → A full program in execution with its own memory space.


Thread → A smaller unit inside a process that shares memory.

BUS STRUCTURE

INTRODUCTION →

- A Bus is communication System used to transfer data b/w different components of a computer system.
- It connects: CPU, Main memory, I/O device
- Instead of every component having separate connection with every other component, The bus is shared pathway for communication.
- It simplify data transfer & improve efficiency.
- It consist of physical connect like wires, circuit, or cables

Types of Buses



ADDRESS BUS →

→ It is a collection of wire used for identify

→ It is a collection of wire used to identify a particular location in main memory

→ It carries the address of main memory locate that the CPU want to access

→ It transport memory address to processor for read & write.

→ The address bus is unidirectional
CPU → MEMORY / I/O device
E.

→ The size of address bus determine how many unique location memory can be addressed.

→ A system with 4 bit address $2^4 = 16$ Bytes

→ A system with 20 bit address bus can address $2^{20} = 1\text{MB}$ of Memory

(In 8086 processor 20 address line = 1MB of Memory)

In 8086

→ A₀ to A₁₉ are address Bus line

DATA BUS -

- Data Bus carries the actual data & Instruction b/w CPU, Memory, I/O device
- Data lines carry binary data b/w the CPU, Memory & I/O & bidirectional.
- Size of Bus determine how much data can transfer at one ~~at~~ a time.
- 16 bit bus can transmit 16 bit of data at a time
- Exa →
16 bit can transmit 16 bits of data at a time.
- In 8086 processor it is 16 bit processor, the data bus consist of 16 lines from AD0 to AD15 (Multiplexed Bus)
- AD0 to AD15, at T₁ act as address bus & at T₂ act as Data bus.

Control Bus

→ Control Bus carries control & Signal b/w CPU, Main Memory & I/O device

→ The Main objective of control Bus tells what operation (read or write) perform & when

→ Control Bus also Manage arbitration allowing multiple Bus to communicate efficiently without conflict


→ Control Bus is Bidirectional; Data can flow both dir from CPU & memory or memory to the CPU

→ E.g. 8086 Microprocessor all other pins are Control Bus pin except V_{cc} & V_{ss}

Bus Architecture →

- Bus architecture defines how Buses are organised in a computer system.
- It determine how, CPU, memory & I/O device communicate.
- It affect, System performance, Scalability, cost, complexity.

→ Single Bus Architecture →

- All component share one common bus - CPU, Memory, & I/O devices use the same communication path.
- 
- Only one device can use the bus at a time.
 - Working principle
 - Control/CPU places address on bus.
 - Control signal are sent.
 - Data is transferred.
 - other devices must wait until bus become free.
 - Pros - Low cost, Simple design, easy to implement.
 - Cons - Bus Bottleneck, limited performance, poor Scalability.

Exa → Intel 8085 & 8086

Heirachical Bus Structure →

→ It uses multiple buses arranged in levels which separate high speed low speed communication.

→ Working principle →

- CPU communication with memory via high speed bus.
- I/O device use separate bus.
- Bridge connect different bus
- Multiple transfer can occur efficiently

→ pros - higher performance, Reduce bottlenecks
Better Scalability, support multiple device

→ cons - More complex design, Higher cost
Required bus controller

Exa → CPU Bus, USB Bus, SATA Bus etc.

Bus Master →

- In Bus System, Device that control the Bus
- only one master can control one bus at a time
- It initial read/write operation. Places address on address bus.
- Generate control signals & control data transfers

Eg → CPU, DMA, Bus controllers.

Bus SLAVES —

In Bus system, Device that respond to master.

- it Sends or receive data. But cannot initiate communication

Eg. RAM, ROM, I/O Device.

Bus Arbitration

- It is process of selecting one master among multiple requester to continue the Bus
- If multiple master try to use the ^{bus} simultaneously can cause data corruption & system instability
- It ensure fair access, no conflict & organized communication.

→

→ Centralized Arbitration →

A Single bus arbiter perform the required arbitration

→ Distributed arbitration →

All device participating in the Selection of next bus Master.


→ Method of Centralized bus arbitration

— There are 3 Bus arbitration method

Daisy chain Method

→ It is method where all the bus master use Same bus

→ It is method used to decide which device get control of shared System bus



How it work

— BRQ - Bus request from device.

• Sent by device to bus arbiter

• Meaning - I want to use the bus

- i. **BGT** - Bus grant Sent by arbiter
- Passed from device to device
- Meaning - u are allowed to use the bus

SACK - Acknowledge

- Sent back to arbiter
- Confirm that some device has taken control.